Want your profile here?
Becoming a member is easy!
Climber.com works with you to help you advance your career by putting you directly in front of tens of thousands of recruiters in your field. Just fill out the form below to start your account.
Recruiters - Try Catalyst!
Catalyst is a must-have for recruiters who want to:
- Find Qualified Candidates
- Find Job orders and Post Splits
- Be Found in Search Engines
- Implement a Social Sourcing Strategy
Mask Design Consultant with 12 years experience looking to help get your jobs done.
I'm looking to do mask design work using Cadence Virtuoso drawing tools and Calibre or Hercules verification of DRC and LVS. I have excellent experience in both analog and digital environments.
Electrical Engineer
About Me
Industry: |
Engineering & Architecture |
|---|---|
Occupation: |
Electrical Engineer |
Highlights: |
I've worked on several versions of Intel's Pentium chips. I completed SRAMS for Qualcomm and Sun Microsystems. I've completed several analog sections of a Voltage regulator for Intel in Chandler. |
Ideal Companies: |
Any Semiconductor company |
Education level: |
Bachelor |
Will Relocate: |
Yes |
Location: |
Rescue, CA |
Work Experiences
8/2006 - 9/2007
Intel Corporation
Contractor / Freelance
- Working with several engineers, I assembled and routed a chip ring for a
voltage regulator which included shifters and comparators. I also
assembled various versions of op-amps, oscillators and current mirrors.
Tools used are Cadence Virtuoso, Virtuoso XL, Hercules DRC and LVS.
The was performed on the 65nm process.
6/2005 - 6/2006
Qualcomm
Contractor / Freelance
- Supported engineers on RAM memory arrays and support logic on the Scorpion
project. Used Cadence Virtuoso and Virtuoso XL editor. DRC and LVS
verification tools are PDV with a Calibre graphics interface.
Processes: 90nm, 65nm and 45nm.
10/2000 - 10/2003
Sun Microsystems
Individual Contributor
- Assembled several RAM arrays and control logic using Cadence Virtuoso and
Virtuoso XL. Used Calibre for LVS and DRC verification. Performed as a
lead mask designer for several junior and contract mask designers.
6/1984 - 9/2000
Intel Corporation
Individual Contributor
- Worked on several types of devices for two groups. The microprocessor
group required mostly control blocks using an in house place and route
tool called DLS. The other group was the chipset group and that was
mostly assembling I/O ring buffers and working with an APL engineer to
combine the core assembly with the I/O ring. Tools for this used was
Cadence Virtuoso and Hercules for verification of DRC and LVS.
Education
1984
Associate Degree
American River Junior College
- Computer Electronics Technician
1979
Bachelor Degree
California State University, Sacramento
- Music
1972
High School/GED Degree
Manteca High School
- None
